Technical Program Manager (Silicon Engineering)

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

In this leadership role within the Engineering Core Team, the candidate will leverage their strong technical understanding of the end-to-end silicon engineering process, from SoC architecture and design through tape-out, post-silicon bring-up and production, to manage and drive the execution activities of cross-disciplinary engineering functions developing semi-custom ASIC solutions in collaboration with one of AMD’s largest customers.

The candidate will be part of the leadership team running the Chief Engineering Council (CEC) Forum, driving technical alignment, cross-functional execution, risk management, and timely decision-making across the program.

THE PERSON:

A self-driven, technically strong, execution-focused leader with excellent Program Management skills and a broad understanding of SoC architecture and design, Design Verification (DV), DFx/DFT, Physical Design (PD), packaging, firmware/software, post-silicon bring-up and productization.

The candidate should be comfortable engaging in technical discussions across engineering disciplines, understanding cross-domain dependencies and risks, challenging assumptions, and working with cross-functional teams, executive management, and customers to drive technically sound decisions and execution closure.

Must have strong communication, organizational, customer-facing, and influencing skills and be able to operate effectively in a fast-paced, geographically distributed, matrixed engineering organization.

Preferred experience level: 15+ years of SoC/ASIC engineering, technical program management, or technical leadership experience.

RESPONSIBILITIES:

• Plan and drive end-to-end cross-functional technical execution of complex SoC/ASIC programs from architecture and requirements definition through design, verification, implementation, tape-out, post-silicon bring-up, qualification, and production.
• Drive AMD product solution deliverables and alignment with customer platforms to ensure the highest level of customer satisfaction throughout the product lifecycle.
• Engage with technical leadership to understand and document program scope, establish integrated schedules, identify critical technical dependencies, assess and manage program progress and risk, and create resource and budget plans.
• Work closely with SoC Architecture, Design, IP, DV, DFx/DFT, PD, Packaging, Firmware/Software, Validation, Product Engineering, and Manufacturing teams to drive technical readiness and closure of cross-functional issues.
• Develop a strong understanding of key program-level technical challenges and drive alignment on architecture, performance, power, area, timing, verification, testability, physical implementation, package, and silicon readiness trade-offs.
• Partner with Chief Engineers, SoC Leads, Product Architects, and technical leads to identify cross-domain dependencies, drive root-cause analysis, assess technical and schedule impact, and facilitate timely engineering trade-off decisions.
• Drive tape-out readiness and post-silicon readiness, ensuring critical Design, DV, DFx, PD, Packaging, Firmware, and Validation dependencies, risks, and closure criteria are understood and managed.
• Drive cross-functional execution during post-silicon bring-up, debug, validation, qualification, and production readiness, ensuring critical silicon issues are appropriately prioritized and driven to closure.
• Establish clear ownership and accountability for technical deliverables, proactively identify execution and technical risks, and drive mitigation/recovery plans to protect program milestones and customer commitments.
• Represent the Semi-Custom Engineering organization in corporate, CEC, customer, and executive planning and execution forums.
• Own clear executive-level program reporting covering technical readiness, schedule, critical-path items, risks, options, recommendations, and decisions required.
• Work with the Finance team and engineering leads to maintain program resource and budget alignment.
• Work with the Core Leadership Team, including Chief Engineer, BU Heads, SoC Leads, Product Architects, and relevant engineering teams, to ensure compliance with customer gate checklists and attainment of contractual milestones in partnership with Business Development.
• Drive structured management of requirements and engineering changes, including assessment of impacts across architecture, design, DV, DFx, PD, package, firmware, silicon, schedule, and customer commitments.
• Drive continuous improvement in engineering execution, program governance, technical readiness metrics, automation, and cross-functional processes.
• Act as the “Voice of the Customer” while working with internal teams, balancing customer requirements with technical feasibility, quality, performance, power, area, cost, schedule, and business objectives.

REQUIRED SKILLS:

• Strong technical foundation in SoC/ASIC design and development. This is a technical leadership role and requires significantly more than traditional program-management experience.
• Strong understanding of the complete SoC development lifecycle, including architecture, RTL/design and IP integration, DV, DFx/DFT, synthesis, PD, timing and physical sign-off, packaging, tape-out, post-silicon bring-up, validation, qualification, and production.
• Strong technical understanding of SoC architecture and design, including IP/subsystem integration, interfaces/interconnect, clock/reset architecture, power management, and overall SoC integration.
• Good working knowledge of Design Verification, including verification planning, coverage, regression, bug management, and SoC-level verification readiness.
• Good working knowledge of DFx/DFT, including scan, MBIST/BIST, manufacturing test, debug, and testability requirements.
• Good working knowledge of Physical Design, including floorplanning, implementation, timing closure, power integrity, EM/IR, and physical sign-off.
• Understanding of packaging and die/package interactions, including bump/interface planning, power delivery, signal integrity, thermal considerations, and package-level dependencies.
• Understanding of post-silicon bring-up, silicon debug, validation, characterization, and product qualification, including interactions across silicon, firmware, package, platform, and system-level environments.
• Demonstrated ability to understand complex cross-domain engineering issues, ask the right technical questions, challenge assumptions, identify dependencies and facilitate technically sound trade-off decisions.
• Strong understanding of Performance, Power, and Area (PPA) trade-offs and their relationship to architecture, design, verification, physical implementation, packaging, cost, and schedule.
• Excellent analytical, problem-solving, project planning, risk-management, and execution-management skills.
• Proven ability to deliver large, technically complex, cross-functional silicon programs and strategic initiatives.
• Ability to influence horizontally across multiple internal functional organizations and drive results and accountability without direct reporting authority.
• Excellent written, verbal, presentation, and executive communication skills, with the ability to translate complex engineering issues into clear impact, options, trade-offs, recommendations, and decisions required.

…